No title
This thesis focuses on two primary parts: the design of a 10-bit medium high-speed, high-linearity current-steering digital-to-analog converter (DAC), and the implementation of a linear analog interpolation technique aimed at suppressing images at the DAC output. Design considerations for the current-steering DAC are discussed comprehensively, and the circuit is designed in 22nm Fully-Depleted Si
